





[illegible]

Fig. 1A





*Should program M11, M10 = "0, 0" to ensure compatibility with future devices.

148

M2 M1 M0			Burst Length	
			M3 = 0	M3 = 1
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Full Page	Reserved

M3	Burst Type
0	Sequential
1	Interleaved

M6	M5	M4	CAS Latency
0	0	0	Reserved
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

M8	M7	M6-M0	Operating Mode
0	0	Defined	Standard Operation
-	-	-	All other states reserved

M9	Write Burst Mode
0	Reserved
1	Single Location Access

Fig. 2




Fig. 3




Fig. 4







Fig. 5

000000-000000



NOTE: Each READ command may be to either bank. DQM is LOW.

 DON'T CARE

Fig. 7





Fig. 8



NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

 DON'T CARE

Fig 9

002270-072500





Fig. 11



NOTE: A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. A READ to the bank undergoing the WRITE ISM operation may output invalid data.

 DON'T CARE

Fig. 12

Coming out of a power-down sequence (active),
 t_{CKS} (CKE setup time) must be greater than or equal to 3ns.





Fig. 13



NOTE: For this example, CAS latency = 2, burst length = 4 or greater, and DQM is LOW.


 DON'T CARE

Fig. 14


ADDRESS RANGE

			Bank	Row	Column
Bank 3	3	FFF	FFH	256K-Word Block 15	~210
	3	C00	00H		
	3	BFF	FFH		
	3	800	00H		
	3	7FF	FFH		
	3	400	00H		
	3	3FF	FFH		
	3	000	00H		
	2	FFF	FFH		
	2	C00	00H		
	2	BFF	FFH		
	2	800	00H		
	2	7FF	FFH		
	2	400	00H		
	2	3FF	FFH		
	2	000	00H		
Bank 2	1	FFF	FFH	256K-Word Block 11	
	1	C00	00H	256K-Word Block 10	
	1	BFF	FFH	256K-Word Block 9	
	1	800	00H	256K-Word Block 8	
	1	7FF	FFH	256K-Word Block 7	
	1	400	00H	256K-Word Block 6	
	1	3FF	FFH	256K-Word Block 5	
	1	000	00H	256K-Word Block 4	
Bank 1	0	FFF	FFH	256K-Word Block 3	
	0	C00	00H	256K-Word Block 2	
	0	BFF	FFH	256K-Word Block 1	
	0	800	00H	256K-Word Block 0	
	0	7FF	FFH	256K-Word Block 0	
	0	400	00H	256K-Word Block 0	
	0	3FF	FFH	256K-Word Block 0	
	0	000	00H	256K-Word Block 0	

Word-wide (x16)



Software Lock = Hardware-Lock Sectors
RP# = V_{HH} to unprotect if either the
block protect or device protect bit is set.



Software Lock = Hardware-Lock Sectors
RP# = V_{CC} to unprotect but must be V_{HH}
if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for
detailed information.

Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21

```

graph TD
    Start([Start]) --> Load[LOAD COMMAND REGISTER 60H]
    Load --> Active[ACTIVE Row]
    Active --> RP[RP# = VHH]
    RP --> Write[WRITE F1H]
    Write --> Status[Status Register]
    Status --> SR7{SR7 = 1}
    SR7 -- YES --> Complete[Complete Status Check (optional)]
    SR7 -- NO --> Status
    Complete --> End([DEVICE PROTECT Complete])
  
```

Fig. 22




Fig. 23




Fig. 24




Fig. 25




Fig. 26




Fig. 27




Fig. 28




Fig. 29




Fig. 31




Fig. 32

